

# United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.hspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/109,261	06/30/1998	GANG BAI	042390.P5769	3347
7	2590 02/24/2003		EXAMINER	
BLAKELY SOKOLOFF TAYLOR & ZAFMAN			EXAMINER	
	IRE BOULEVARD		WARREN, M	ATTHEW E
LOS ANGELE	ES, CA 90025		ART UNIT PAPER NUMBER	

2815

DATE MAILED: 02/24/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	09/109,261	BAI	JC			
Office Action Summary	Examiner	Art Unit				
	Matthew E. Warren					
Th MAILING DATE of this communication app	·	he correspondence addres	S			
Period for Reply		,	-			
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, - Any reply received by the Office later than three months after the mailing earned-patent-term-adjustment:—See-37-CFR-1:704(b):————————————————————————————————————	i6(a). In no event, however, may a reply within the statutory minimum of thirty (30 till apply and will expire SIX (6) MONTHS cause the application to become ABAND	be timely filed  ) days will be considered timely. from the mailing date of this commur	nication.			
1)⊠ Responsive to communication(s) filed on <u>10 D</u>	December 2002					
	s action is non-final.	•				
, <del>_</del>						
3) Since this application is in condition for allowa closed in accordance with the practice under to Disposition of Claims			ents is			
4)⊠ Claim(s) <u>8-10,12-17 and 19-21</u> is/are pending	in the application.					
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>8-10,12-17 and 19-21</u> is/are rejected.						
7) ☐ Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9) The specification is objected to by the Examiner						
10) The drawing(s) filed on is/are: a) accep	ted or b) $\square$ objected to by the $\iota$	Examiner.				
Applicant may not request that any objection to the	drawing(s) be held in abeyance	e. See 37 CFR 1.85(a).				
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.						
If approved, corrected drawings are required in reply to this Office action.						
12)☐ The oath or declaration is objected to by the Exa	aminer.					
Priority under 35 U.S.C. §§ 119 and 120						
13) Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. § 11	9(a)-(d) or (f).				
a) All b) Some * c) None of:						
<ol> <li>Certified copies of the priority documents</li> </ol>	have been received.					
2. Certified copies of the priority documents	have been received in Appli	cation No				
<ul> <li>3. Copies of the certified copies of the priori</li> <li>application from the International Bur</li> <li>* See the attached detailed Office action for a list of</li> </ul>	eau (PCT Rule 17.2(a)).		e			
14) Acknowledgment is made of a claim for domestic	•		ication).			
a) ☐ The translation of the foreign language provisional application has been received.						
15) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.						
Attachment(s)						
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Inform	mary (PTO-413) Paper No(s) nal Patent Application (PTO-152)				
J.S. Patent and Trademark Office						



Art Unit: 2815

### **DETAILED ACTION**

This Office Action is in response to the RCE and Amendment filed on December 10, 2002.


# Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 8-10, 14-17, and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nagata et al. (US 4,015,281) and Momose et al. (US 5,990,516).

Nagata discloses (col. 3, line 45 – col. 4, line 67) a transistor device having a gate electrode overlying a gate dielectric formed directly on a semiconductor substrate. The dielectric (col. 4, lines 34-49) comprises a first dielectric having a first dielectric constant and a second dielectric having a second dielectric constant different from the first dielectric constant. The first and second dielectrics are scalable for a set of feature size technologies, wherein the first and second dielectric thickness are determined by the formula as recited in claims 8 and 15 (see the expanded formula in col. 4, lines 39-44). The second dielectric (Al<sub>2</sub>O<sub>3</sub>) has a greater dielectric constant than the first dielectric (SiO<sub>2</sub>) (col. 4, lines 45-49). A third dielectric (SiO<sub>2</sub>-P<sub>2</sub>O<sub>5</sub>), having a third dielectric constant may also be used in the composite dielectric layer (col. 4, lines 50-56). Nagata et al. shows all of the elements of the claims except the set of feature size



Art Unit: 2815

technologies defined by a gate length in the range of 25-150 nm. Momose et al. discloses (col. 16, 28-48 and col. 16, line 66-col. 17, line 32) a semiconductor device having double layer gate dielectric in which the feature size technology has a gate length of 150 nm (or 0.15 μm) to form a high performance semiconductor having low power consumption. Momose et al. also discloses (col. 2, lines 52-58) a semiconductor device in which the gate dielectric is less than 1/3 the gate length. The thin gate dielectric improves hot carrier reliability and ultimately the operating characteristics. Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the multi-layer gate dielectric of Nagata for a feature size technology with a desired gate length as taught by Momose to form a high performance transistor having low power consumption.

Claims 12, 13, 19, and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nagata et al. (US 4,015,281) and Momose et al. (US 5,990,516) as applied to claims 8 and 15 above, and further in view of Gardner et al. (US 6,005,274).

Nagata et al. in view of Momose et al. shows all of the elements of the claims except the materials of first and second dielectric layers. Gardner shows (fig. 3D) a semiconductor device having a multi-layered gate dielectric formed directly on the substrate. The first dielectric layer (303) of the gate dielectric is formed on the substrate. The first dielectric layer is silicon nitride (col. 5, lines 25-44). The second dielectric layer of the gate dielectric is a high dielectric constant material (305) of BST (col. 3, lines 15-43) and is formed on the first dielectric layer. The dielectric constant of the first

Application/Control Number: 09/109,261

Art Unit: 2815

dielectric layer (SiN) is less than the dielectric constant of the second dielectric layer (BST). A gate electrode (307a) is formed on the multi-layered gate dielectric. Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the gate dielectric Nagata and Momose by using BST for the composite dielectric layer as taught by Gardner to provide suitable gate insulation.

### Response to Arguments

Applicant's arguments with respect to claims 8-10, 12-17, and 19-21 have been considered but are most in view of the new ground(s) of rejection.

### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Matthew E. Warren whose telephone number is (703) 305-0760. The examiner can normally be reached on Mon-Thurs, and alternating Fri, 9:00-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on (703) 308-1690. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 305-3432 for regular communications and (703) 308-7722 for After Final communications.



Art Unit: 2815

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

MEW

MEW
February 20, 2003

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800